We present a relationship between two major models of parallel computation: the oneway cellular automata and the boolean circuits. The starting point is the boolean circuit of small depth designed by Ladner and Fischer to simulate any rational transducer. We extend this construction to simulate one-way cellular automata by boolean circuits.
Introduction
The models of massively parallel computation are many and various. Among them, boolean circuits and cellular automata are famous. Simple links between these two models exist. Indeed the graph of communication dependencies of a cellular automaton is a directed acyclic graph. So a cellular automaton can be viewed as a particular type of boolean circuit. Conversely, a classic way to construct a universal cellular automaton (in dimension 2) consists in the simulation of a boolean circuit [7] . Paradoxically, although ''natural'' relationships exist between these two massively parallel models, the comparison of their computational abilities is not well known. Here we will investigate this subject.
In this paper, we will focus on one-dimensional cellular automata with the simplest communication pattern. On the line of cells, the information flow is either two-way or one-way according to the cells are connected to both its left and right neighbors or simply to its left neighbor. We differentiate two-way cellular automata (CA) when the information flow is twoway from one-way cellular automata (OCA) when the information moves in only one direction. Even if the information flow is restricted, the recognition ability of OCA has been stressed in several papers [5, 3, 4, 2] . By instance, OCA can accept PSpacecomplete languages, it can simulate any alternating Turing machine bounded in linear time [5, 3] . But the difference between one-way and two-way communication is not well understood. We do not know whether the inclusion between OCA and CA is strict or not. And even worse, we do not know whether OCA restricted to linear time is less powerful than unrestricted time CA (both bounded in linear space). However, OCA have characteristics that are not shared by CA. In particular, on an OCA, the states sequence of the cell c only depends on the initial state of the cell c and on the states sequence of its left cell c − 1. The computation of this sequence is of a sequential nature. Precisely, the cell c acts as a rational transducer operating on the states sequence of its left cell c − 1.
Definitions
A boolean circuit with n input bits {x 1 , . . . , x n } is a directed acyclic graph with labeled nodes. Different types of nodes are distinguished. The nodes whose input degree is zero are either called input gates if they are labeled by an input value x i or called constant gates if they are labeled by the constants 0 or 1. There are exactly n input gates, each with a different label x i . The nodes whose input degree is not zero are referred as the computation gates, they are labeled by a boolean function (And, Or, Not). In addition, one gate is designated as the output gate. The size of a circuit is the number of its nodes. The depth of a gate is the length of a longest path connecting this gate to an input gate. The depth of a circuit is the depth of its output gate.
As model of computation, we have to consider family of circuits. A circuit family is a sequence C = {C 0 , C 1 , . . .} of boolean circuits where C i is a circuit with i input variables. A circuit family decides a language L, if for every input w: w ∈ L if and only if C |w| on input w outputs 1. The depth of the circuit family is a function d from N into N such that d(n) is the depth of the circuit C n . And its size is a function z from N into N such that z(n) is the size of the circuit C n .
A one-way cellular automaton (OCA) is a one-dimensional array of identical finite automata (cells) numbered 1, 2, . . . from left to right, and working synchronously at discrete time steps. Each cell is only connected to its left neighbor and takes on a value from a finite set S, the set of states. At each step, the state of each cell is updated according to a transition function δ involving its own state and the state of its left neighbor. Formally denoting c, t the state of the cell c at time t, we have
. Because the first cell 1 has no left neighbor, we use a special state not in S as a border state: 1, t = δ( , 1, t − 1 ).
As language recognizer, we have to specify two subsets of S: the input alphabet Σ and the set of accepting states S accept . The input mode is parallel. At initial time 1, the ith bit of the input word w = x 1 · · · x n is fed to the cell i: i, 1 = x i . The output cell where the result of the computation is displayed, is the cell numbered by |w| the size of the input. That is the first cell which can get all the information of the input w. An OCA accepts a word w, if on input w the output cell enters an accepting state at some time t. Let f be a function from N into N. An OCA accepts a language L in time f , if it accepts exactly the words w ∈ L of length |w| at time t ≤ f (|w|).
Let us emphasize how each cell c of an OCA (S, δ) behaves as a finite transducer. This finite transducer is specified in this way: the set of states, the input alphabet as well as the output alphabet is S, the transition function as well as the output function is δ and the initial state is c, 1 the state of the cell c at initial time 1. On input word c − 1, 1 · · · c − 1, t , the cell c starting in state c, 1 , successively (enters in states and) outputs symbols c, 2 · · · c, t + 1 . Besides, we can interpret the partial runs of the cell using the maps δ u defined as follows. For any u = u 1 · · · u n ∈ S * , the map δ u : S → S is obtained by applying the transition function δ on the successive symbols of u:
Observe that the set of these maps F = {δ u : u ∈ S * } is finite, as S is finite. And since δ v • δ u = δ uv , the set F with composition forms a finite monoid. Now, the behavior of the OCA (S, δ) can be expressed in terms of these maps δ u . See Fig. 1 . Let u = c − 1, t 1 c − 1, t 1 + 1 · · · c − 1, t 2 − 1 be the states sequence of the cell c − 1 at consecutive steps t 1 , t 1 + 1, . . . , t 2 − 1: we have c, t 2 = δ u ( c, t 1 ). As far as we know, only one work has investigated relationships between CA and boolean circuits [1] . Mainly, it is shown that a CA working in time t, unbounded in space, can be simulated by a circuit family of size t 2 and depth t. Moreover the circuit family is uniform: there is a logarithmic space Turing machine which generates a description of the nth circuit on input 1 n . Let us just recall the idea in the case of OCA although it is the same principle for CA with two-way communication. 
The Ladner-Fischer circuit
In Concretely, the depth and the size of the boolean circuit are of the same order than the depth and the size of the dependency graph. Indeed, the nodes of the dependency graph computes either from a binary representation of a state s ∈ S a binary representation of δ s , either from two binary representations of maps δ u and δ v a binary representation of δ v • δ u or from the binary representations of a map δ u and a state s a binary representation of δ u (s). As the set of states S and the set of maps F = {δ u : u ∈ S * } are finite, these types of nodes can be carried out by constant size boolean circuits over {And, Or, Not}. Hence for any OCA, the calculation of n steps of any cell can be done by a boolean circuit of depth O(log(n)).
As immediate consequence of the result of Ladner and Fischer, we get:
Claim 2. An OCA with time complexity t(n) can be simulated by a circuit family of depth O(n log(t(n))).
Proof. An OCA which works in time t(n) acts as a succession of n transducers operating on words of length at most t(n) + n.
Thus n Ladner-Fischer circuits can be linked up to simulate the OCA. The depth of the resulting circuit is in O(n log(t(n))).
The layered circuit
Now let us improve the above simulation in describing a circuit with smaller depth. Fig. 3 depicts such a circuit. It simulates the computations of the three first OCA cells on a given input. Their initial states 1, 1 , 2, 1 , 3, 1 specified by this input, are available initially at depth 0; and, for convenience, they are set respectively at widths 0, −1, −2. This circuit can be broken down into three layers, each one simulating one cell.
In respect to the leftmost cell 1, recall that its left neighbor state is considered to be constantly the border state and so is available initially. Depending on these border states and the initial state 1, 1 , the work of the cell 1 is simulated by the means of the Ladner-Fischer circuit. Concretely, we have a first layer which realizes a binary counter: at any given width w, the 1s and 0s which mark the existence or the absence of nodes for every depth, depict the binary writing of w. In addition, the most significant one at every width w, located on the right border, indexes the output 1, w + 1 . The computation of the second cell depends on its initial state 2, 1 and the states sequence ( 1, w ) w , i.e., the outputs of the first layer. Note that we do not need to wait the last output of the first layer to begin the computation of the states sequence of the second cell. So the ''divide and conquer'' strategy is adapted in order to exploit the outputs of the first layer as soon as available. Now, if we mark again every position (d, w) by a '1' or by a '0' depending on whether there exits a node at depth d and width w or not, we may again consider the values writing in binary on the successive widths. It is worth observing that these successive values correspond to a binary counter altered by the first layer. The counter is normally incremented by one except when the length of the first layer is increased; in this case, the counter passes the half of the current value plus one. Moreover the nodes marked by the rightmost ones compute the OCA states: the right border outputs at width w the state 2, w + 2 . Notice also that the depth grows exactly when the values are powers of 2.
The third layer shares the same design. More generally, the ''divide and conquer'' strategy makes that each layer behaves exactly like a binary counter altered when the previous one enters a power of 2.
Formally, we denote by f (c, t) the value writing in binary on the counter (i.e., the layer) c at width t. We assume that the input node encoding the input value c, 1 which is available at depth 0, is set at width 1 − c (i.e., negative widths are admitted). In this way, f (c, t) can be expressed by recurrence as follows.
The detailed circuit construction is rather technical and will be given in Appendix. In what follows, we just have to understand some characteristics of the circuit geometry. First, there exists at most one node at a given depth and a given width. Second, at a given width t, the word formed from the concatenation of the binary writings of the values f (1, t), f (2, t), . . ., with the significant digits on the right side, depicts the existence or the absence of nodes: the existence of a node at depth d matches the occurrence of a one at the position d in the word. More specifically, the rightmost (and most significant) one in the binary writings of the counter value f (c, t) matches the node which outputs the OCA cell c, t + c .
Notably, any circuit which simulates an OCA processing an input of size n in time t(n), has its output node located on the right border of the counter n at width t(n) − n. So in order to evaluate the depth of the circuit, the task will be to determine the positions (i.e., the depths) taken by the rightmost one of the counters. As the circuit nodes are depicted by the successive words composed, for the successive widths t, of the values f (1, t) , . . . , f (c, t), . . ., the rightmost one of any counter c has the following feature. Its position at a given width t remains the same as its position at the previous width except when f (c, t) is a power of 2; in this case, its position moves one to the right. 
An empirical estimation of the depth of the circuit
First we present an empirical estimation of the depth from a global point of view. In particular, as the output node is located on the counter n at width t(n) − n, this node is on the line B n at width 2 i n = t(n) − n and depth (i + 2)n = (log(t(n)/n − 1) + 2) n. Thus at a rough guess, the depth of the circuit family which simulates an OCA working in time t(n) is in O(n(1 + log t(n) n )).
An upper bound of the depth of the circuit
Now we have to come back at the local point of view in order to justify the above estimation. In order to get an upper bound of the depth of the circuit, we have to specify the positions of the right borders of the counters c. Note that (the right border of) the counter c makes one move to the right every width i that f (c, i) is a power of 2. In other words, the depth of the counter c is increased by 1 every width i that f (c, i) is a power of 2:
But we have no explicit formula for f (c, i) and then no exact expression for depth(c, t). However we observe that the key values of the counters are the powers of 2. Indeed, not only the depth of the counter c is increased by 1 every width i that f (c, i) is a power of 2, but also a counter is altered whenever the previous one enters a power of 2.
In practice to evaluate depth(c, t), we will estimate the number of powers of 2 that the counter c enters below width t. To illustrate how these powers on the successive counters are interlinked, we will make use of diagrams with counters on the horizontal axis and width on the vertical axis which show at coordinates (c, t) whether f (c, t) is a power of 2 or not (in Fig. 5 , the black and grey squares depict the powers of 2). We will focus more specifically on the first occurrence of each distinct power of 2 on every counter (the black squares in Fig. 5) .
In what follows, we will first observe that the sequence of powers of 2 on any counter c is increasing and that the width between two consecutive occurrences depends on their exponent. Then in order to estimate the number of powers of 2 with the same exponent, we will see how these numbers on two successive counters are correlated.
Local relationships of powers of 2
The following proposition emphasizes some properties relating two consecutive occurrences of powers of 2 on a counter. Proof. See Fig. 6 . The demonstration is done by recurrence on the counters c. It is true for the counter c = 1. Indeed f (0, t) = 0 and f (1, t) = t. So for each x, there is exactly one occurrence of 2
x at width 2 x and properties (P1) and (P2) are simply verified. For the recurrence step, we distinguish two cases depending on whether there exists or not one power of 2 on the counter c − 1 between the two consecutive occurrences on the counter c. Case 1. u ≤ r < s (no occurrence). In this case, f (c, s) = f (c, r) +s−r. So s −r = 2 x , y = x +1 and properties (P1) and (P2) are satisfied. Moreover, consider on the counter c − 1 the next width v where a power of 2 occurs after width u. We have u ≤ r < s < v. So 
Hence, due to the recurrence hypothesis, property (P2) ensures that z ≥ x + 1. Thus property (P3) is satisfied. Case 2. r < u ≤ s (at least one occurrence). Let w and z be integers such that f (c − 1, w) = 2 z is the first power of 2 on the counter c − 1 after width r (r < w ≤ u ≤ s). First remark that w − r ≤ 2 x . Otherwise the counter c enters a power of 2 before width s. Second observe that the exponent z is greater or equal than the current exponent on the counter c: z ≥ x. Indeed, by the use of induction over the width, we know that the power of 2 which occurs on the counter c − 1 just before width r, has exponent at least x. Furthermore, by 
To sum up y = x ≤ z and s − r ≤ 2
x . Hence the three properties are satisfied.
At medium level
Now we will pay attention on the successive powers of 2 with the same exponent. .
We introduce also:
• k(c, t) the current exponent of the counter c at width t, i.e., the exponent i such that t 
k(c, t) < 1 + log(t/c). That would imply that depth(c, t) is in O(c(1 + log(t/c))).

An upper bound of the number of powers of 2 with exponent at most k
In order to estimate the value of 
, the only power of 2 on the counter c is at width s 1 . Thus f (c + 1, Proof. By the use of the previous facts, we get: 
An upper bound on the current exponent k(c, t)
To state an upper bound on the current exponent of the counter c at width t, we will need the following fact presenting a lower bound on the minimal width t c k when the counter value reaches 2 k . 
Proposition 3. The current exponent of the counter c at width t verifies: k(c, t) < 1 + log(t/c).
Proof. Simply note that t ≥ t 
End of the proof
Putting Propositions 2 and 3 together provides the following asymptotic upper bound on the depth of the circuit.
Corollary 1. depth(c, t) is in O(c(1 + log(t/c))).
Now we may conclude.
Claim 3. An OCA with time complexity t(n) can be simulated by a circuit family of depth O(n(
Proof. Recall that the output node of the circuit is related to the binary counter n at width t(n) − n. It corresponds to the most significant one of the binary value f (n, t(n) − n). So its depth is given by depth(n, t(n) − n). Hence the depth of the circuit is in O(n(1 + log t(n) n )) according to Corollary 1.
Conclusion
As corollary of a construction due to Ladner and Fischer, we have noted that an OCA working in bounded space n and in bounded time t(n) can be simulated by a boolean circuit of depth in O(n log t(n)). Then we have presented a better simulation of OCA by boolean circuits, the depth obtained is in O(n log t(n) n ). It gives us a non-trivial relationship between OCA and boolean circuits in case of small complexities. However further developments should be expected in the simulation of cellular automata by boolean circuits. Likewise, we may wonder how the NC complexity classes are related to the CA complexity classes. In brief, we would like to better understand the relationships of these two major models of massively parallel computation.
Appendix
We will give here the description of the circuit and the complexity of its construction.
A.1 Description of the circuit
To describe the circuit, we will state first the set of nodes, second the set of edges and finally the labels of the nodes.
The set of nodes and their position. The position of each node is specified by a couple (d, w) where d represents its depth and w its width (which may be negative). Furthermore, there exists at most one node at a given depth and a given width. At a given width t, the word formed from the concatenation of the binary writings of the values f (1, t), f (2, t) The set of edges. The fan-in of the nodes is 2 and the fan-out is unbounded. Recall that the behavior of any OCA (S, δ) can be expressed in terms of the maps δ u : s ∈ S → δ(u, s) ∈ S for u ∈ S * . Mainly, as in the design of Ladner-Fischer circuit, a node of the circuit computes a map δ u by composition of two maps δ x and δ y get from two antecedents nodes and such that u = xy.
Let us note how the nodes are linked in order to get the required information to perform the compositions. See Fig. 11 . In the backward unrolling of the counter c, the ith one of the binary writing of f (c, t) draws a trace from the width t until the width s such that f (c, s) has less than i ones in its binary writing (i.e., f (c, s) corresponds to f (c, t) without the κ(c, t) − i + 1 less significant digits). Such value s will be denoted by ω (c, t, i) . Formally, ω(c, t, i) = max{s : s ≤ t and κ(c, s) = i − 1} where i = 2, . . . κ(c, t) + 1. We also set ω(c, t, 1) = 0. We will see later that the map computed on the node γ (c, 
Furthermore, we verify the following fact. 
conclude, observe that the three types of computations performed on the nodes can be carried out by constant size boolean circuits over {And, Or, Not}.
So we have designed a circuit C where every site c, t of the OCA is simulated on the node γ (c, t − c, 1). As a result, we get the following proposition. 
The output node is γ (n, t(n) − n, 1). The depth of the circuit family C is of the same order as the depth of γ (n, t(n) − n, 1).
Remark 1.
This construction applies as well to simulate any OCA with sequential input mode (with such input mode, the ith bit of the input word w = x 1 · · · x n is supplied to the cell 1 at time i). The only modification is to take as the set of input nodes {γ (0, t, 1) : 1 ≤ t ≤ n} and as the set of constant nodes {γ (c,
This construction works also to simulate any OCA which computes a function. In this case, the set of output nodes will include all the ones corresponding to the cells which communicate the output on the OCA.
A.2 Complexity of the circuit construction
To complete the presentation of this circuit family, it remains to evaluate the complexity of its construction. First let us describe how to set up the family of binary counters by the use of the following finite transducer. The set of states is S = {0, 1, 1} with 1 as initial state. Σ refers to the input alphabet as well to the output alphabet and is identical to S. The alphabet symbols code the current digits of the binary counter with the peculiar symbol 1 used to mark the most significant digit of each counter. The states code the carry values (1 refers to the carry of the most significant digit). The transition function δ : S × Σ → S handles the carry propagation and the output function o : S × Σ → Σ generates the current value.
They are defined by the following tables. The output function o.
Moreover, when the finite transducer ends in state 1, it outputs 1. In this way, whatever c ≥ t and t ≥ 1, the transducer reading the sequence f (1, t) · · · f (c, t) writing in binary with the most significant digit of each f (i, t) coded by 1, outputs the sequence f (1, t + 1) · · · f (c, t + 1) coded in the same manner.
The following proposition states how ''efficiently'' the circuit family can be generated. Proof. For 1 ≤ c ≤ n and 1 − c < t ≤ 0, it is straightforward to give a tuple representation of the nodes γ (c, t, 1) and their antecedents. For c ≥ 1 and t > 0, the Turing machine will simulate the finite transducer. The TM starts with the sequence 1 n . Then it produces successively the sequences f (1, t) · · · f (n, t) writing in binary for t in range 2 to t(n); remark that t(n) is assumed to be time constructible. Furthermore, attached to the ith one of f (c, t) which marks the node γ (c, t, i), the TM records the numbering of the nodes γ (c, t, i) and γ (c, ω(c, t, i) − 1, i). Notice that the TM is able to identify the node γ (c, ω(c, t, i)−1, i) from the shape of f (c, t). In this way, the TM can output a tuple representation of the node γ (c, t, i) and its antecedents for each occurrence of one. If the size of the circuit is z(n), the TM produces z(n) tuples whose lengths are in O(log z(n)). Moreover, at each step, the TM stores at most two successive sequences f (1, t) · · · f (c, t) and the numbering of the nodes attached to the occurrences of the ones. Thus the memory size is in O(log(z(n)) × d(n)) and the time is in O(z(n) × log(z(n))).
